

## ATECC608B

## **CryptoAuthentication™ Device Summary Data Sheet**

### **Features**

- · Cryptographic Co-Processor with Secure Hardware-Based Key Storage:
  - Protected storage for up to 16 keys, certificates or data
- Hardware Support for Asymmetric Sign, Verify, Key Agreement:
  - ECDSA: FIPS186-3 Elliptic Curve Digital Signature
  - ECDH: FIPS SP800-56A Elliptic Curve Diffie-Hellman
  - NIST Standard P256 Elliptic Curve Support
- · Hardware Support for Symmetric Algorithms:
  - SHA-256 & HMAC Hash including off-chip context save/restore
  - AES-128: Encrypt/Decrypt, Galois Field Multiply for GCM
- Networking Key Management Support:
  - Turnkey PRF/HKDF calculation for TLS 1.2 & 1.3
  - Ephemeral key generation and key agreement in SRAM
  - Small message encryption with keys entirely protected
- · Secure Boot Support:
  - Full ECDSA code signature validation, optional stored digest/signature
  - Optional communication key disablement prior to secure boot
  - Encryption/Authentication for messages to prevent on-board attacks
- Internal High-Quality NIST SP 800-90A/B/C Random Number Generator (RNG)
- Two High-Endurance Monotonic Counters
- Unique 72-Bit Serial Number
- Two Interface Options Available:
  - High-Speed Single Wire Interface with One GPIO Pin
  - 1 MHz Standard I<sup>2</sup>C Interface
- 1.8V to 5.5V IO Levels, 2.0V to 5.5V Supply Voltage
- Two Temperature Ranges Available:
  - Standard Industrial Temperature Range: -40°C to +85°C
  - Extended Industrial Temperature Range: -40°C to +100°C
- <150 nA Sleep Current</li>
- Packaging Options
  - 8-pad UDFN, 8-lead SOIC and 3-Lead Contact Package Options
  - Die-on-Tape and Reel and WLCSP for Qualified Customers (Contact Microchip Sales)

### **Applications**


- IoT network endpoint key management & exchange
- Encryption for small messages and PII data
- Secure Boot and Protected Download
- Ecosystem Control, Anti-cloning

## **Pin Configuration and Pinouts**

**Table 1. Pin Configuration** 

Pin	Function I <sup>2</sup> C Interface	Function SWI Interface
NC	No Connect	No Connect
GND	Ground	Ground
SDA	Serial Data	Serial Data
SCL	Serial Clock Input	GPIO
VCC	Power Supply	Power Supply

Figure 1. Package Types



**Note:** The UDFN backside paddle is recommended to be connected to GND.

### **Table of Contents**

Fea	tures		1
App	olicatio	ns	1
1.	Introd	duction	4
	1.1.	Applications	4
	1.2.	Device Features	4
	1.3.	Cryptographic Operation	5
Pin	Config	guration and Pinouts	2
2.	Electr	rical Characteristics	6
	2.1.	Absolute Maximum Ratings	6
	2.2.	Reliability	6
	2.3.	AC Parameters: All I/O Interfaces	
		2.3.1. AC Parameters: Single-Wire Interface	
		2.3.2. AC Parameters: I <sup>2</sup> C Interface	
	2.4.	DC Parameters: All I/O Interfaces	
		2.4.1. V <sub>IH</sub> and V <sub>IL</sub> Specifications	10
3.	Comp	patibility	12
	3.1.	Microchip ATECC608A	12
	3.2.	Microchip ATECC508A	
	3.3.	Microchip ATSHA204A, ATECC108A	
4.	Packa	age Marking Information	14
5.	Packa	age Drawings	15
	5.1.	8-lead SOIC	15
	5.2.	8-pad UDFN	18
	5.3.	3 Lead Contact	21
6.	Revis	sion History	23
The	Micro	ochip Website	24
		Change Notification Service	24
			_
Cus	stomer	Support	24
Pro	duct Id	dentification System	25
Mic	rochip	Devices Code Protection Feature	26
Leg	ıal Noti	ice	26
Tra	demarl	ks	26
Qua	ality Ma	anagement System	27
		e Sales and Service	

### 1. Introduction

The ATECC608B is a member of the Microchip CryptoAuthentication<sup>™</sup> family of high-security cryptographic devices, which combine world-class, hardware-based key storage with hardware cryptographic accelerators to implement various authentication and encryption protocols.

The ATECC608B provides security enhancements over that of the ATECC608A, while providing complete backwards compatibility. All configuration settings, commands, packages and functionality of the ATECC608A are still available in the ATECC608B, making migration from the ATECC608A a simple process. For new designs, it is recommended that customers start directly with the ATECC608B device. For designs that are being upgraded and currently use the ATECC508A or the ATECC608A, it is recommended that they move to the ATECC608B. For designs not planned to be upgraded, it is recommended that customers review their designs to see if they would benefit from the enhanced security of the ATECC608B. For assistance with migrating a design to the ATECC608B, see the Migrations References section.

For more information on compatibility with other Microchip CryptoAuthentication products, please see Section 3. Compatibility.

#### **Migration References:**

- AN3539: Provides guidance on migrating from the ATECC508A to the ATECC608B
- 2. AN2237: Provides guidance on migrating from the ATECC608A to the ATECC608B

### 1.1 Applications

The ATECC608B has a flexible command set that allows use in many applications, including the following:

#### Network/IoT Node Endpoint Security

Manages node identity authentication and session key creation and management. Supports the entire ephemeral session key-generation flow for multiple protocols, including TLS 1.2 (and earlier) and TLS 1.3.

#### Secure Boot

Supports the MCU host by validating code digests and optionally enabling communication keys on success. Various configurations to offer enhanced performance are available.

### Small Message Encryption

Contains a hardware AES engine to encrypt and/or decrypt small messages or data such as PII information. Supports the AES-ECB mode directly. Other modes can be implemented with the help of the host microcontroller. There is an additional GFM calculation function to support AES-GCM.

#### · Key Generation for Software Download

Supports local protected key generation for downloaded images. Both broadcast of one image to many systems, each with the same decryption key, or point-to-point download of unique images per system are supported.

### · Ecosystem Control and Anti-Counterfeiting

Validates that a system or component is authentic and came from the OEM shown on the nameplate.

### 1.2 Device Features

The ATECC608B includes an EEPROM array which can be used for storage of up to 16 keys, certificates, miscellaneous read/write, read-only or secret data, consumption logging and security configurations. Access to the various sections of memory can be restricted in a variety of ways and then the configuration can be locked to prevent changes.

Access to the device is made through a standard I<sup>2</sup>C Interface at speeds of up to 1 Mbps. The interface is compatible with standard Serial EEPROM I<sup>2</sup>C interface specifications. The device also supports a Single-Wire Interface (SWI), which can reduce the number of GPIOs required on the system processor, and/or reduce the number of pins on connectors. If the Single-Wire Interface is enabled, the remaining pin is available for use as a GPIO, an authenticated output or tamper input.

Each ATECC608B ships with an ensured unique 72-bit serial number. Using the cryptographic protocols supported by the device, a host system or remote server can verify a signature of the serial number to prove that the serial

number is authentic and not a copy. Serial numbers are often stored in a standard Serial EEPROM; however, these can be easily copied with no way for the host to know if the serial number is authentic or if it is a clone.

The ATECC608B features a wide array of defense mechanisms specifically designed to prevent physical attacks on the device itself, or logical attacks on the data transmitted between the device and the system. Hardware restrictions on the ways in which keys are used or generated provide further defense against certain styles of attack.

### 1.3 Cryptographic Operation

The ATECC608B implements a complete asymmetric (public/private) key cryptographic signature solution based upon Elliptic Curve Cryptography and the ECDSA signature protocol. The device features hardware acceleration for the NIST standard P256 prime curve and supports the complete key life cycle from high quality private key generation, to ECDSA signature generation, ECDH key agreement and ECDSA public key signature verification.

The hardware accelerator can implement such asymmetric cryptographic operations from ten to one-thousand times faster than software running on standard microprocessors, without the usual high risk of key exposure that is endemic to standard microprocessors.

The ATECC608B also implements AES-128, SHA256 and multiple SHA derivatives such as HMAC(SHA), PRF (the key derivation function in TLS) and HKDF in hardware. Support is included for the Galois Field Multiply (aka Ghash) to facilitate GCM encryption/decryption/authentication.

The device is designed to securely store multiple private keys along with their associated public keys and certificates. The signature verification command can use any stored or an external ECC public key. Public keys stored within the device can be configured to require validation via a certificate chain to speed up subsequent device authentications.

Random private key generation is supported internally within the device to ensure that the private key can never be known outside of the device. The public key corresponding to a stored private key is always returned when the key is generated and it may optionally be computed at a later time.

The ATECC608B can generate high-quality random numbers using its internal random number generator. This sophisticated function includes runtime health testing designed to ensure that the values generated from the internal noise source contain sufficient entropy at the time of use. The random number generator is designed to meet the requirements documented in the NIST 800-90A, 800-90B and 800-90C documents.

These random numbers can be employed for any purpose, including as part of the device's cryptographic protocols. Because each random number is ensured to be essentially unique from all numbers ever generated on this or any other device, their inclusion in the protocol calculation ensures that replay attacks (i.e., re-transmitting a previously successful transaction) will always fail.

The ATECC608B also supports a standard hash-based challenge-response protocol to allow its use across a wide variety of additional applications. In its most basic instantiation, the system sends a challenge to the device, which combines that challenge with a secret key via the MAC command and then sends the response back to the system. The device uses a SHA-256 cryptographic hash algorithm to make that combination so that an observer on the bus cannot derive the value of the secret key. At the same time, the recipient can verify that the response is correct by performing the same calculation with a stored copy of the secret on the recipient's system. There are a wide variety of variations possible on this symmetric challenge/response theme.

### 2. Electrical Characteristics

### 2.1 Absolute Maximum Ratings

Operating Temperature -40°C to +100°C
Storage Temperature -65°C to +150°C

Maximum Operating Voltage 6.0V

DC Output Current 5.0 mA

Voltage on any pin -0.5V to ( $V_{CC}$  + 0.5V) -0.5V to ( $V_{CC}$  + 0.5V)

**ESD Ratings:** 

Human Body Model(HBM) ESD >4kV

Charge Device Model(CDM) ESD >1kV

**Note:** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification are not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### 2.2 Reliability

The ATECC608B is fabricated with Microchip's high reliability CMOS EEPROM manufacturing technology.

Table 2-1. EEPROM Reliability

Parameter	Min.	Тур.	Max.	Units
Write Endurance at +85°C (Each Byte)	400,000	_	_	Write Cycles
Data Retention at +55°C	10	_	_	Years
Data Retention at +35°C	30	50	_	Years
Read Endurance	Uı	nlimited	Read Cycles	

### 2.3 AC Parameters: All I/O Interfaces

Figure 2-1. AC Timing Diagram: All Interfaces




Table 2-2. AC Parameters: All I/O Interfaces

Parameter	Sym.	Direction	Min.	Тур.	Max.	Units	Conditions
Power-Up Delay <sup>(2)</sup>	tPU	To Crypto Device	100	_	_	μs	Minimum time between V <sub>CC</sub> > V <sub>CC</sub> min prior to start of t <sub>WLO</sub> .
Wake Low Duration	tWLO	To Crypto Device	60	_	_	μs	
Wake High Delay to Data Comm	tWHI	To Crypto Device	1500	_	_	μs	SDA should be stable high for this entire duration unless polling is implemented. SelfTest is not enabled at power-up.
Wake High Delay when SelfTest is Enabled	<sup>t</sup> WHIST	To Crypto Device	20	_	_	ms	SDA should be stable high for this entire duration unless polling is implemented.
High-Side Glitch Filter at Active	tHIGNORE_A	To Crypto Device	45 <sup>(1)</sup>	_	_	ns	Pulses shorter than this in width will be ignored by the device, regardless of its state when active.
Low-Side Glitch Filter at Active	tLIGNORE_A	To Crypto Device	45(1)	_	_	ns	Pulses shorter than this in width will be ignored by the device, regardless of its state when active.
Low-Side Glitch Filter at Sleep	tLIGNORE_S	To Crypto Device	15 <sup>(1)</sup>	_	_	μs	Pulses shorter than this in width will be ignored by the device when in Sleep mode.
Watchdog Time-out	tWATCHDOG	To Crypto Device	0.7	1.3	1.7	S	Time from wake until device is forced into Sleep mode if Config.ChipMode[2] is 0.

### Notes:

- 1. These parameters are characterized, but not production tested.
- 2. The power-up delay will be significantly longer if power-on self test is enabled in the Configuration zone.

### 2.3.1 AC Parameters: Single-Wire Interface

Figure 2-2. AC Timing Diagram: Single-Wire Interface




Table 2-3. AC Parameters: Single-Wire Interface

Unless otherwise specified, applicable from  $T_A$  = -40°C to +100°C,  $V_{CC}$  = +2.0V to +5.5V,  $C_L$  = 100 pF.

Parameter	Symbol	Direction	Min.	Тур.	Max.	Unit	Conditions
Start Pulse Duration	<sup>t</sup> START	To Crypto Device	4.10	4.34	4.56	μs	_
		From Crypto Device	4.60	6	8.60	μs	_
Zero Transmission	<sup>t</sup> ZHI	To Crypto Device	4.10	4.34	4.56	μs	_
High Pulse		From Crypto Device	4.60	6	8.60	μs	_
Zero Transmission	tZLO	To Crypto Device	4.10	4.34	4.56	μs	_
Low Pulse		From Crypto Device	4.60	6	8.60	μs	_
Bit Time <sup>(1)</sup>	<sup>t</sup> BIT	To Crypto Device	37	39	_	μs	If the bit time exceeds tTIMEOUT, ATECC608B may enter Sleep mode.
		From Crypto Device	41	54	78	μs	_
Turn Around Delay	tTURNAROUND	From Crypto Device	64	96	131	μs	ATECC608B will initiate the first low going transition after this time interval following the initial falling edge of the start pulse of the last bit of the transmit flag.
		To Crypto Device	93	_	_	μs	After ATECC608B transmits the last bit of a group, the system must wait this interval before sending the first bit of a flag. It is measured from the falling edge of the start pulse of the last bit transmitted by ATECC608B.
IO Timeout	<sup>t</sup> TIMEOUT	To Crypto Device	45	65	85	ms	ATECC608B may transition to the Sleep mode if the bus is inactive longer than this duration.

### Note:

1.  $t_{START}$ ,  $t_{ZLO}$ ,  $t_{ZHI}$  and  $t_{BIT}$  are designed to be compatible with a standard UART running at 230.4 kBaud for both transmit and receive. The UART must be set to seven data bits, no parity and one Stop bit.

### 2.3.2 AC Parameters: I<sup>2</sup>C Interface

### Figure 2-3. I<sup>2</sup>C Synchronous Data Timing




Table 2-4. AC Characteristics of I<sup>2</sup>C Interface<sup>(2)</sup>

Unless otherwise specified, applicable over recommended operating range from  $T_A$  = -40°C to +100°C,  $V_{CC}$  = +2.0V to +5.5V,  $C_L$  = 1 TTL Gate and 100 pF.

Parameter	Sym.	Min.	Max.	Units
SCL Clock Frequency	fSCL	0	1	MHz
SCL High Time	tHIGH	400	_	ns
SCL Low Time	tLOW	400	_	ns
Start Setup Time	tsu.sta	250	_	ns
Start Hold Time	tHD.STA	250	_	ns
Stop Setup Time	tsu.sto	250	_	ns
Data In Setup Time	tsu.dat	100	_	ns
Data In Hold Time	tHD.DAT	0	_	ns
Input Rise Time <sup>1</sup>	tR	_	300	ns
Input Fall Time <sup>1</sup>	tF	_	100	ns
Clock Low to Data Out Valid	tAA	50	550	ns
Data Out Hold Time	<sup>t</sup> DH	50	_	ns
SMBus Time-Out Delay	<sup>‡</sup> TIMEOUT	25	75	ms
Time bus must be free before a new transmission can start <sup>1</sup>	<sup>t</sup> BUF	500	_	ns

#### Notes:

- 1. Values are based on characterization and are not tested.
- 2. AC measurement conditions:
  - R<sub>L</sub> (connects between SDA and V<sub>CC</sub>): 1.2 k $\Omega$  (for V<sub>CC</sub> = +2.0V to +5.0V)
  - Input pulse voltages:  $0.3V_{CC}$  to  $0.7V_{CC}$
  - Input rise and fall times: ≤ 50 ns
  - Input and output timing reference voltage: 0.5V<sub>CC</sub>

### 2.4 DC Parameters: All I/O Interfaces

### Table 2-5. DC Parameters on All I/O Interfaces


Parameter	Sym.	Min.	Тур.	Max.	Units	Conditions
Ambient Operating Temperature	TA	-40	_	+85	°C	Standard Industrial Temperature Range
		-40	_	+100	°C	Extended Industrial Temperature Range
Power Supply Voltage	Vcc	2.0	_	5.5	V	_
Active Power Supply Current	Icc		2	3	mA	Waiting for I/O during I/O transfers or execution of non-ECC commands. Independent of Clock Divider value.
		_	_	14	mA	During ECC command execution. Clock divider = 0x0
		_	_	6	mA	During ECC command execution. Clock divider = 0x5
		_	_	3	mA	During ECC command execution. Clock divider = 0xD
Idle Power Supply Current	IDLE	_	800	_	μA	When device is in Idle mode, VSDA and VSCL < 0.4V or > VCC - 0.4
Sleep Current	ISLEEP	_	30	150	nA	When device is in Sleep mode, $V_{CC} \le 3.6V$ , $V_{SDA}$ and $V_{SCL} < 0.4V$ or $> V_{CC} - 0.4$ , $T_A \le +55^{\circ}C$
		_		2	μA	When device is in Sleep mode.  Over full VCC and temperature range.
Output Low Voltage	VOL		_	0.4	V	When device is in Active mode, V <sub>CC</sub> = 2.5 to 5.5V
Output Low Current	loL	_	_	4	mA	When device is in Active mode, V <sub>CC</sub> = 2.5 to 5.5V, V <sub>OL</sub> = 0.4V
Theta JA	ӨЈА		166		°C/W	SOIC (SSH)
		_	173		°C/W	UDFN (MAH)
		_	146	_	°C/W	RBH


### 2.4.1 $V_{IH}$ and $V_{IL}$ Specifications

The input levels of the device will vary dependent on the mode and voltage of the device. The input voltage thresholds when in Sleep or Idle mode are dependent on the  $V_{CC}$  level as shown in Figure 2-4. When in Sleep or Idle mode the TTLenable bit has no effect.

Table 2-6. V<sub>IL</sub>, V<sub>IH</sub> on All I/O Interfaces (TTLenable = 0)

Parameter	Sym.	Min.	Тур.	Max.	Units	Conditions
Input Low Voltage	VIL	-0.5	_	0.5	V	When device is active and TTLenable bit in Configuration memory is zero; otherwise, see above.
Input High Voltage	VIH	1.5	_	V <sub>CC</sub> + 0.5	٧	When device is active and TTLenable bit in Configuration memory is zero; otherwise, see above.





### 3. Compatibility

### 3.1 Microchip ATECC608A

The ATECC608B is designed to provide an enhanced security profile over that of the ATECC608A while maintaining backwards compatibility. The following details the changes and enhancements to the device. No configuration bit fields have changed. Configurations defined for the ATECC608A will be functionally identical with the ATECC608B device.

#### **Corrections, Enhancements**

The following items have been corrected or enhanced in the ATECC608B device:

- · Two temperature ranges are now available:
  - Standard Industrial Temperature Range: -40°C to +85°C
  - Standard Industrial Temperature Range: -40°C to +100°C
- Operating at a low I<sup>2</sup>C Frequency with multiple devices on the bus will no longer create a bus contention issue.
- Modifications to Command Timings for Verify, SecureBoot, Lock and Read commands.
- New Packaging Options: 3-Lead Contact Package and WLCSP for qualified customers. (Contact Microchip Sales for the WLCSP Option.)

### 3.2 Microchip ATECC508A

The ATECC608B is designed to be fully compatible with the ATECC508A devices with the limited exception of the functions listed below. If the ATECC608B is properly configured, software written for the ATECC508A will work with the ATECC608B without any required changes, again with the exception of the functions listed below.

**Note:** Most elements of the configuration zone in the ATECC608B are identical in both location and value with the ATECC508A. However, the initial values that had been stored in the LastKeyUse field may need to be changed to conform to the new definition of those bytes which can be found in this document. That field contained the initial count for the Slot 15 limited use function which is supported in the ATECC608B via the monotonic counters.



The execution times of commands have changed between the ATECC608B and the ATECC508A. These changes will not cause an issue if polling has been implemented. If fixed timing has been used, this must be evaluated and updated as required.

#### New Features in ATECC608B vs. ATECC508A

- · Secure boot function with IO encryption and authentication
- KDF command, supporting PRF, HKDF, AES
- · AES command, including encrypt/decrypt
- GFM calculation function for GCM AEAD mode of AES
- Updated NIST SP800-90 A/B/C Random Number Generator
- Flexible SHA/HMAC command with context save/restore
- SHA command execution time significantly reduced
- · Volatile Key Permitting to prevent device transfer
- Transport Key Locking to protect programmed devices during delivery
- · Counter Limit Match function
- Ephemeral key generation in SRAM, also supported with ECDH and KDF
- Verify command output can be validated with a MAC
- Encrypted output for ECDH

- · Added self test command, optional automatic power-on self test
- Unaligned public key for built-in X.509 cert key validation
- · Optional power reduction at increased execution time
- Programmable I<sup>2</sup>C address after data (secret) zone lock

#### Features Eliminated in ATECC608B vs. ATECC508A

- HMAC command removed, replaced via new more powerful SHA command
- OTP consumption mode eliminated, now read only
- · Pause command eliminated along with related Selector function in UpdateExtra
- · Slot 15 special limited use eliminated, replaced with standard monotonic counter limited use
- SHA command no longer uses TempKey during the digest calculation and the result in TempKey is unchanged throughout the SHA operation. TempKey can however still be used to initialize the SHA for the HMAC\_Start or to store the final digest.

### 3.3 Microchip ATSHA204A, ATECC108A

The ATECC608B is generally compatible with all ATSHA204/A and ATECC108/A devices. If properly configured, it can be used in most situations where these devices are currently employed. For ATSHA204A and ATECC108A compatibility restrictions, see the ATECC508A data sheet.

### 4. Package Marking Information


As part of Microchip's overall security features, the part marking for all crypto devices is intentionally vague. The marking on the top of the package does not provide any information as to the actual device type or the manufacturer of the device. The alphanumeric code on the package provides manufacturing information and will vary with assembly lot. The packaging mark should not be used as part of any incoming inspection procedure.

### 5. Package Drawings

### 5.1 8-lead SOIC

# 8-Lead Plastic Small Outline - Narrow, 3.90 mm (.150 ln.) Body [SOIC] Atmel Legacy Global Package Code SWB


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing No. C04-057-SWB Rev E Sheet 1 of 2

# 8-Lead Plastic Small Outline - Narrow, 3.90 mm (.150 ln.) Body [SOIC] Atmel Legacy Global Package Code SWB

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS				
Dimension	MIN	NOM	MAX		
Number of Pins	N		8		
Pitch	е		1.27 BSC		
Overall Height	Α	-	-	1.75	
Molded Package Thickness	A2	1.25	-	-	
Standoff §	A1	0.10	-	0.25	
Overall Width	Е		6.00 BSC		
Molded Package Width	E1	3.90 BSC			
Overall Length	D	4.90 BSC			
Chamfer (Optional)	h	0.25	1	0.50	
Foot Length	L	0.40	1	1.27	
Footprint	L1		1.04 REF		
Foot Angle	φ	0°	-	8°	
Lead Thickness	С	0.17	-	0.25	
Lead Width	b	0.31	-	0.51	
Mold Draft Angle Top	α	5°	-	15°	
Mold Draft Angle Bottom	β	5°	-	15°	

### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. § Significant Characteristic
- 3. Dimensions D and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.15mm per side.
- 4. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.


 $\label{eq:REF:Reference Dimension, usually without tolerance, for information purposes only. \\$ 

5. Datums A & B to be determined at Datum H.

Microchip Technology Drawing No. C04-057-SWB Rev E Sheet 2 of 2

# 8-Lead Plastic Small Outline - Narrow, 3.90 mm (.150 ln.) Body [SOIC] Atmel Legacy Global Package Code SWB

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



### RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	Е	1.27 BSC		
Contact Pad Spacing	С		5.40	
Contact Pad Width (X8)	X1			0.60
Contact Pad Length (X8)	Y1			1.55

### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing C04-2057-SWB Rev E

### 5.2 8-pad UDFN

# 8-Lead Ultra Thin Plastic Dual Flat, No Lead Package (Q4B) - 2x3 mm Body [UDFN] Atmel Legacy Global Package Code YNZ


**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Microchip Technology Drawing C04-21355-Q4B Rev B Sheet 1 of 2

# 8-Lead Ultra Thin Plastic Dual Flat, No Lead Package (Q4B) - 2x3 mm Body [UDFN] Atmel Legacy Global Package Code YNZ

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	Dimension Limits			
Number of Terminals	N		8	
Pitch	е		0.50 BSC	
Overall Height	Α	0.50	0.55	0.60
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3	0.152 REF		
Overall Length	D		2.00 BSC	
Exposed Pad Length	D2	1.40	1.50	1.60
Overall Width	Е		3.00 BSC	
Exposed Pad Width	E2	1.20	1.30	1.40
Terminal Width	b	b 0.18 0.25 0.3		
Terminal Length	L 0.35 0.40 0.45			0.45
Terminal-to-Exposed-Pad	K	0.20	-	-

### Notes:

Note:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M


BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-21355-Q4B Rev B Sheet 2 of 2

# 8-Lead Ultra Thin Plastic Dual Flat, No Lead Package (Q4B) - 2x3 mm Body [UDFN] Atmel Legacy Global Package Code YNZ

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



**RECOMMENDED LAND PATTERN** 

	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Contact Pitch	Е		0.50 BSC	
Optional Center Pad Width	X2			1.60
Optional Center Pad Length	Y2			1.40
Contact Pad Spacing	С		2.90	
Contact Pad Width (X8)	X1			0.30
Contact Pad Length (X8)	Y1			0.85
Contact Pad to Center Pad (X8)	G1	0.33		
Contact Pad to Contact Pad (X6)	G2	0.20		
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	

#### Notes:


- Dimensioning and tolerancing per ASME Y14.5M
   BSC: Basic Dimension. Theoretically exact value shown without tolerances.
- 2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process


Microchip Technology Drawing C04-23355-Q4B Rev B


### 5.3 3 Lead Contact

## 3-Lead Contact Package (LAB) - 6.54x2.5 mm Body [Contact] Atmel Legacy Global Package Code RHB

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging








Microchip Technology Drawing C04-21303 Rev A Sheet 1 of 2

# 3-Lead Contact Package (LAB) - 6.54x2.5 mm Body [Contact] Atmel Legacy Global Package Code RHB

For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	MILLIMETERS			
Dimension	MIN	NOM	MAX	
Number of Terminals	3			
Pitch	е	2.00 BSC		
Overall Height	Α	0.45	0.50	0.55
Standoff	A1	0.00	0.02	0.05
Overall Length	D	6.50 BSC		
Overall Width	Е	2.50 BSC		
Terminal Width	b	1.60	1.70	1.80
Terminal Length	L	2.10	2.20	2.30
Terminal-to-Terminal Spacing	K	0.30 REF		
Package Edge to Terminal Edge	f	0.30	0.40	0.50
Package Edge to Terminal Edge	g	0.05	0.15	0.25

### Notes:

Pin 1 visual index feature may vary, but must be located within the hatched area.
 Dimensioning and tolerancing per ASME Y14.5M
 BSC: Basic Dimension. Theoretically exact value shown without tolerances.
 REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-21303 Rev A Sheet 2 of 2

## 6. Revision History

Revision	Date	Description
Α	July 2020	Original Release. Based on ATECC608A Summary Data Sheet Rev B. DS40001977B

### The Microchip Website

Microchip provides online support via our website at <a href="www.microchip.com/">www.microchip.com/</a>. This website is used to make files and information easily available to customers. Some of the content available includes:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's
  guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

### **Product Change Notification Service**

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

### **Customer Support**

Users of Microchip products can receive assistance through several channels:

- · Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- · Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

## **Product Identification System**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. -XX X XX -X

Device Package Temp Range I/O Type Tape and Reel

Device:	ATECC608B: Cryptographic Co-processor with Secure Hardware-based Key Storage		
Package Options <sup>(3)</sup>	ss	8-Lead (0.150" Wide Body), Plastic Gull Wing Small Outline (JEDEC SOIC)	
	MA	8-Pad 2 x 3 x 0.6 mm Body, Thermally Enhanced Plastic Ultra Thin Dual Flat NoLead Package (UDFN)	
	RB	3RB, 3-Lead 2x5 x 6.5mm Body, 2.0mm pin pitch, Contact Package (Sawn)	
Temperature Range	Н	Standard Industrial Temperature Range: -40 ℃ to 85 ℃	
	٧	Extended Industrial Temperature Range: -40 °C to 100 °C	
I/O Type	CZ	Single Wire Interface	
	DA	I <sup>2</sup> C Interface	
Tape and Reel Options	В	Tube	
	Т	Large Reel (Size varies by package type)	
	S	Small Reel (Only available for MA Package Type)	

### **Device Ordering Codes**

Temperature Range		Description		
Standard Industrial	Extended Industrial	Description		
ATECC608B-SSHCZ-T	ATECC608B-SSVCZ-T	8-Lead (0.150" Wide Body), Plastic Gull Wing Small Outline (JEDEC SOIC), Single-Wire, Tape and Reel, 4,000 per Reel		
ATECC608B-SSHCZ-B	ATECC608B-SSVCZ-B	8-Lead (0.150" Wide Body), Plastic Gull Wing Small Outline (JEDEC SOIC), Single-Wire, Tube, 100 per Tube		
ATECC608B-SSHDA-T	ATECC608B-SSVDA-T	8-Lead (0.150" Wide Body), Plastic Gull Wing Small Outline (JEDEC SOIC), I <sup>2</sup> C, Tape and Reel, 4,000 per Reel		
ATECC608B-SSHDA-B	ATECC608B-SSVDA-B	8-Lead (0.150" Wide Body), Plastic Gull Wing Small Outline (JEDEC SOIC), I <sup>2</sup> C, Tube, 100 per Tube		
ATECC608B-MAHCZ-T	ATECC608B-MAVCZ-T	8-Pad 2 x 3 x 0.6 mm Body, Thermally Enhanced Plastic Ultra Thin Dual Flat NoLead Package (UDFN), Single-Wire, Tape and Reel, 15,000 per Reel		
ATECC608B-MAHDA-T	ATECC608B-MAVDA-T	8-Pad 2 x 3 x 0.6 mm Body, Thermally Enhanced Plastic Ultra Thin Dual Flat NoLead Package (UDFN), $I^2$ C, Tape and Reel, 15,000 per Reel		
ATECC608B-MAHCZ-S	ATECC608B-MAVCZ-S	Pad 2 x 3 x 0.6 mm Body, Thermally Enhanced Plastic Ultra Thin Dual Flat NoLead Package (UDFN), Single-Wire, Tape and Reel, 3,000 per Reel		
ATECC608B-MAHDA-S	ATECC608B-MAVDA-S	8-Pad 2 x 3 x 0.6 mm Body, Thermally Enhanced Plastic Ultra Thin Dual Flat NoLead Package (UDFN), $I^2$ C, Tape and Reel, 3,000 per Reel		
ATECC608B-RBHCZ-T	ATECC608B-RBVCZ-T	Single-Wire, Tape and Reel, 5,000 per Reel, 3-Lead Contact Package		
ATECC608B-RBHCZ-B	ATECC608B-RBVCZ-B	Single-Wire, Tube, 56 per Tube, 3-Lead Contact Package		

#### Notes:

- Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.
- 2. Small form-factor packaging options may be available. Please check www.microchip.com/packaging for small-form factor package availability, or contact your local Sales Office.
- 3. Die-on-Tape and Reel and WLCSP packages are available for qualified customers. Ordering codes for these packages are not shown in this table. Please contact Microchip sales for more information on these package options.

### **Microchip Devices Code Protection Feature**

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these
  methods, to our knowledge, require using the Microchip products in a manner outside the operating
  specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of
  intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

### **Legal Notice**

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

### **Trademarks**

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, Anyln, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-6314-6

### **Quality Management System**

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



## **Worldwide Sales and Service**

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office	Australia - Sydney	India - Bangalore	Austria - Wels
2355 West Chandler Blvd.	Tel: 61-2-9868-6733	Tel: 91-80-3090-4444	Tel: 43-7242-2244-39
Chandler, AZ 85224-6199	China - Beijing	India - New Delhi	Fax: 43-7242-2244-393
Tel: 480-792-7200	Tel: 86-10-8569-7000	Tel: 91-11-4160-8631	Denmark - Copenhagen
Fax: 480-792-7277	China - Chengdu	India - Pune	Tel: 45-4485-5910
Technical Support:	Tel: 86-28-8665-5511	Tel: 91-20-4121-0141	Fax: 45-4485-2829
www.microchip.com/support	China - Chongqing	Japan - Osaka	Finland - Espoo
Web Address:	Tel: 86-23-8980-9588	Tel: 81-6-6152-7160	Tel: 358-9-4520-820
www.microchip.com	China - Dongguan	Japan - Tokyo	France - Paris
Atlanta	Tel: 86-769-8702-9880	Tel: 81-3-6880- 3770	Tel: 33-1-69-53-63-20
Duluth, GA	China - Guangzhou	Korea - Daegu	Fax: 33-1-69-30-90-79
Tel: 678-957-9614	Tel: 86-20-8755-8029	Tel: 82-53-744-4301	Germany - Garching
Fax: 678-957-1455	China - Hangzhou	Korea - Seoul	Tel: 49-8931-9700
Austin, TX	Tel: 86-571-8792-8115	Tel: 82-2-554-7200	Germany - Haan
Tel: 512-257-3370	China - Hong Kong SAR	Malaysia - Kuala Lumpur	Tel: 49-2129-3766400
Boston	Tel: 852-2943-5100	Tel: 60-3-7651-7906	Germany - Heilbronn
Westborough, MA	China - Nanjing	Malaysia - Penang	Tel: 49-7131-72400
Tel: 774-760-0087	Tel: 86-25-8473-2460	Tel: 60-4-227-8870	Germany - Karlsruhe
Fax: 774-760-0088	China - Qingdao	Philippines - Manila	Tel: 49-721-625370
Chicago	Tel: 86-532-8502-7355	Tel: 63-2-634-9065	Germany - Munich
Itasca, IL	China - Shanghai	Singapore	Tel: 49-89-627-144-0
Tel: 630-285-0071	Tel: 86-21-3326-8000	Tel: 65-6334-8870	Fax: 49-89-627-144-44
Fax: 630-285-0075	China - Shenyang	Taiwan - Hsin Chu	Germany - Rosenheim
Dallas	Tel: 86-24-2334-2829	Tel: 886-3-577-8366	Tel: 49-8031-354-560
Addison, TX	China - Shenzhen	Taiwan - Kaohsiung	Israel - Ra'anana
Tel: 972-818-7423	Tel: 86-755-8864-2200	Tel: 886-7-213-7830	Tel: 972-9-744-7705
Fax: 972-818-2924	China - Suzhou	Taiwan - Taipei	Italy - Milan
Detroit	Tel: 86-186-6233-1526	Tel: 886-2-2508-8600	Tel: 39-0331-742611
Novi, MI	China - Wuhan	Thailand - Bangkok	Fax: 39-0331-466781
Tel: 248-848-4000	Tel: 86-27-5980-5300	Tel: 66-2-694-1351	Italy - Padova
Houston, TX	China - Xian	Vietnam - Ho Chi Minh	Tel: 39-049-7625286
Tel: 281-894-5983	Tel: 86-29-8833-7252	Tel: 84-28-5448-2100	Netherlands - Drunen
Indianapolis	China - Xiamen		Tel: 31-416-690399
Noblesville, IN	Tel: 86-592-2388138		Fax: 31-416-690340
Tel: 317-773-8323	China - Zhuhai		Norway - Trondheim
Fax: 317-773-5453	Tel: 86-756-3210040		Tel: 47-72884388
Tel: 317-536-2380	15 55 155 52 155 15		Poland - Warsaw
Los Angeles			Tel: 48-22-3325737
Mission Viejo, CA			Romania - Bucharest
Tel: 949-462-9523			Tel: 40-21-407-87-50
Fax: 949-462-9608			Spain - Madrid
Tel: 951-273-7800			Tel: 34-91-708-08-90
Raleigh, NC			Fax: 34-91-708-08-91
Tel: 919-844-7510			Sweden - Gothenberg
New York, NY			Tel: 46-31-704-60-40
Tel: 631-435-6000			Sweden - Stockholm
San Jose, CA			Tel: 46-8-5090-4654
Tel: 408-735-9110			UK - Wokingham
Tel: 408-436-4270			Tel: 44-118-921-5800
Canada - Toronto			Fax: 44-118-921-5820
Tel: 905-695-1980			1 da. 77-110-92 1-0020
Fax: 905-695-2078			
I an. 300-030-20/0			