












HDMI_TMDS









Title		
Size	Number	Revision
A4		
Date:	2/03/2023	Sheet of
File:	F:\文件夹\...\S0_RGB2HDMI.SchDoc	Drawn By:



FPGA_I/O







Title		
Size	Number	Revision
A4		
Date:	2/03/2023	Sheet of
File:	F:\文件夹\SI_FPGA.SchDoc	Drawn By:



FPGA_Power

Title		
Size	Number	Revision
A4		
Date:	2/03/2023	Sheet of
File:	F:\文件夹\...\S2_PSU.SchDoc	Drawn By:



Title		
Size	Number	Revision
A4		
Date:	2/03/2023	Sheet of
File:	F:\文件夹\...\S3_PINOUT.SchDoc	Drawn By: